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Abstract
An introduction to the major issues encountered in the read out of
imaging detector arrays in the infrared will be presented. These
include circuit issues such as multiplexing, buffering, and noise, as
well as materials issues.
Future directions in infrared readout electronics will also be
discussed. These include on-chip signal processing and advanced
hybridization schemes. Finally, recent work at Columbia on 2DEG-CCDs
for IR detector multiplexing will be described.
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1. Present Imager Readout Architectures
2. Special Problems in LWIR Readout
3. GaAs CCD Readout
4. On —chip Signal Processing
ERF
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Schematic illustration of a charge-coupled device (CCD)
iraager read-out structure.
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Fig. 3. Schematic diagram of 256x256 element IR-CCD image
sensor.












Fig. 2. Various detector readout structures: (a) gate readout (GRO);
(bTgs'ce-coupled readout (GCRO) to. CCD; (c) direct-injection (D!) cur-
rent readout; (d) direct-injection ancillary current (D1AC) readout;
(e) direct-injection bipolar (DIB) current readout; (f) direct-injection
bipolar ancillary current (DIBAC) readout; (g) buffered direct-injection
(BDI) current readout.
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Fig. 6. Direct injection input circuit schematic lor 64 x 64 mulliplexef.
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Fig. 6. Buf fered common gate input circuit: (a) functional block
diagram, (b) MOSFET implementation.

















































Fig. 2. Simplified schematic of the direct readout circuit used for
this array.
Fig. 5. Representation of the voltage across a single pixel during
an integration Interval at the detector node.
Fowler et al. Opt. Eng. 26(3) 232 (1987). ORIGINAL PAGE IS
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Fig. 8. Carrier modulation scheme used to upconvert detect








Fig. 9. Buffered common gate readout input circuit using chopr
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Fig. 10. Projected chopper-stabilized InSb focal plane perfc
mance.




















































Serial Shift Register Output
Amplifier





















Fig. 3. Oscilloscope photograph showing analog output of pipeline programmable gain control circuit in







Digital Control Word 1023
Fig. 4. Differential linearity error of pipeline circuit. Note that 1 LSB tic mark corresponds to 1/1024 of
full scale.
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FPA CCC POWER CONSIDERATIONS
TO TRANSFER 1 BUCKET (HALF FULL) AV = 10 VOLTS
ENERGY = 8 pj
ARRAY WITH 1500 PEs OPERATING IN PARALLEL
12 nJ
SAY EACH INSTRUCTION REQUIRES 10 TRANSFERS,
SAY 100 INSTRUCTIONS PER PIXEL TO PREPROCESS
12 nJ PER FRAME
SAY 1000 Hz FRAME RATE*
12 mW CHIP DISSIPATION
ADD IN DRIVERS, PARASITICS, MULTIPLY BY 2
25 mW
FOR 1 kHz REAL TIME PREPROCESSED IMAGERY
' AT 100 nsec/TRANSFER, CAN OPERATE AT 1MHz INSTRUCTION
RATE, OR 10 kHz FRAME RATE POSSIBLE
NOISE CONSIDERATIONS
SAY BIAS = 10 V —»- 8 VOLT BUCKET
-250.000.000 ELECTRONS/HOLES
SAY WANT 8-BIT EQUIVALENT ACCURACY W/ SNR = 4 ON LSB
—»- MAXIMUM NOISE ~ 250.000 CARRIERS
NOISE SOURCES:
1) CAPACITIVELY COUPLED CIRCUITS
"RMS = (kTC^ 1°00 CARRIERS
2) TRANSFER
1/2
"RMS = (2 ER) £ 5000 CARRIERS
0.05^
3) INTERFACE
(1 .4 kTD|TAE)1/2< 200 CARRIERS
CCC PROGRAM, SAY 50 TRANSFERS AND 10 FILL & SPILLS
—». RMS 35,000 CARRIERS
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WHY GaAs CCDs ?
Device Structure dV dQ
Cg+Co
Schottky
















Compatibility with III-V Detectors
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BAND DIAGRAM OF GaAs CCD
Vg 1n-GaAs S. \. GaAs
Without Signal Charge
With Signal Charge















AIGaAs S. I. GaAs
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OPERATION OF 2DEG RGCCDs
Room Temperature
4 Phase Clocking, 32 Stages (128 Transfers)
1 urn Electrode Width, 4 urn Spacing, 100 urn Channel Width
Uniform-Doped 2DEG RGCCD
CTE = 0.999 At 1 GHz
Planar-Doped 2DEG RGCCD
CTE > 0.999 At 133 KHz
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GaAs CCD MULTIPLEXER DESIGN





2-D Arrays (32x32. RGCCD)
Direct Detection
RESEARCH ISSUES












Planar-Doped In Al As / In Ga As RGCCD




• High Mobility(^20.000 _«?_._ at77K)
Vs
• Large Sheet Carrier Density
e SWIR Direct Detection
o Compatible with Fiber-optic
Integration









low 1/f noise devices
On—Chip Signal Processing
random event correction
detector non-uniformity correction
image processing
signature recognition
4/13/90 EW
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